

WHAT IS CLAIMED IS:

1. An image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

a plurality of memory elements for storing display data;

an image signal generating means for outputting a given image signal based on said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; an amplifier field-effect transistor (FET) of which a gate is connected to said memory capacitor; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor.

2. An image display apparatus according to claim 1, wherein each of said plurality of display pixels is a liquid crystal display pixel having a counter electrode and

109140* 61648860

a liquid crystal region between said pixel electrode and said counter electrode.

3. An image display apparatus according to claim 2,
5 wherein said plurality of display pixels have an optical reflecting plate.

4. An image display apparatus according to claim 1,
wherein said plurality of display pixels, said group of
10 signal lines and said image signal generating means are formed on a single transparent substrate.

5. An image display apparatus according to claim 1,
15 wherein said pixel switch is a thin-film transistor (TFT).

6. An image display apparatus according to claim 5,
wherein said pixel switch is a polycrystalline Si thin-film transistor (poly-Si TFT).

7. An image display apparatus according to claim 6,
20 wherein said memory switch is a polycrystalline Si thin-film transistor (poly-Si TFT).

8. An image display apparatus according to claim 6,
25 wherein said amplifier EFT is a polycrystalline Si thin-film transistor (poly-Si TFT).

105110 6164E880

wherein a drain of said amplifier FET is connected to a voltage applying means.

16. An image display apparatus according to claim 1,
5 wherein a source of said amplifier FET is connected to a voltage applying means.

17. An image display apparatus according to claim 1,
wherein a plurality of basic units of said memory elements
10 are connected to one another by data lines, and said amplifier FET is connected to said data line through a selection switch.

18. An image display apparatus according to claim 17,
15 wherein said selection switch is a polycrystalline Si thin-film transistor (poly-Si TFT).

19. An image display apparatus according to claim 18,
wherein said selection switch is a polycrystalline Si thin-
20 film transistor (poly-Si TFT) which is diode-connected and made short circuit in the drain and the source.

20. An image display apparatus according to claim 17,
wherein said selection switch is a p-n junction diode using
25 a polycrystalline Si thin film.

21. An image display apparatus according to claim 17,

107410-61648880

wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said memory switch and said selection switch in the individual basic unit are connected to the same data line.

22. An image display apparatus according to claim 17, wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said memory switch and said selection switch in the individual basic unit are connected to the data lines different from each other.

23. An image display apparatus according to claim 17, wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said data lines are arranged by n line units in a case where unit display data composed of n bits is stored by n basic units of said memory elements.

24. An image display apparatus according to claim 4, wherein a lighting means to the display pixels is provided on a surface of said transparent substrate opposite to the surface on which the display pixels, the group of signal lines and the image signal generating means are arranged, and a black matrix shielding means is arranged between said transparent substrate corresponding to the back portions of

said memory elements and said lighting means.

25. An image display apparatus according to claim 17,
wherein a gate of complementary metal-oxide-semiconductor
5 (CMOS) inverter is connected to said data line.

26. An image display apparatus according to claim 1,
wherein said image signal generating means has a DA
converting means for generating an image signal from
10 display data stored in said memory element.

27. An image display apparatus according to claim 2,
wherein said image signal generating means has a DA
converting means for generating an image signal from
15 display data stored in said memory element, and said DA
converting means has a function of selectively outputting
substantially two kinds of image signal voltages to the
same display data.

20 28. An image display apparatus comprising:

a plurality of display pixels arranged in a matrix in
order to perform image display, said display pixel having a
pixel electrode and a pixel switch connected to said pixel
electrode in series;

25 an image signal generating means for outputting a
given image signal based on digital display data;

a group of signal lines for connecting said image

00824979 "041604

signal generating means to said group of pixel switches;
and

5 a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, at least said plurality of display pixels, said group of signal lines and said image signal generating means being formed on a single transparent substrate, wherein

10 said image signal generating means has a reference voltage generating circuit using a boron-doped polycrystalline Si (poly-Si) thin-film resistor.

29. A method of driving an image display apparatus, said image display apparatus comprising:

15 a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

20 an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

25 a group of signal lines for connecting said image signal generating means to said group of pixel switches;
and

a display image selection means for writing said image signal in a given display pixel through said group of

0034913 011601
109140 646880

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor, and

10

15

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

25

a group of signal lines for connecting said image

signal generating means to said group of pixel switches;
and

a display image selection means for writing said
image signal in a given display pixel through said group of
5 signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a
memory switch; a memory capacitor connected to said memory
switch; and a refreshing operation means for performing a
preset refreshing operation to signal charge stored in said
10 memory capacitor, and

writing of the display data to said memory element is
performed based on address data, and refreshing to said
memory element using said refreshing operation means is
performed by sequentially scanning.

32. A method of driving an image display apparatus, said
image display apparatus comprising:

a plurality of display pixels arranged in a matrix in
order to perform image display, said display pixel having a
20 pixel electrode and a pixel switch connected to said pixel
electrode in series;

an image signal generating means for outputting a
given image signal based on display data, said image signal
generating means having a plurality of memory elements for
25 storing said display data;

a group of signal lines for connecting said image
signal generating means to said group of pixel switches;

09834919.041601

09634910-041501

5 each basic unit of said memory element comprises a
memory switch; a memory capacitor connected to said memory
switch; and a refreshing operation means for performing a
preset refreshing operation to signal charge stored in said
memory capacitor, and

the refreshing to said memory element using said refreshing operation means is performed by initially outputting the display data to said data line; and further
15 amplifying a voltage level of said display data written in said data line; and then rewriting the amplified voltage of said display data from said data line.

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

25 an image signal generating means for outputting a
given image signal based on display data, said image signal
generating means having a plurality of memory elements for

storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

5 a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a
10 preset refreshing operation to signal charge stored in said memory capacitor, and

a plural number of said memory elements are connected to a common data line, and

15 the refreshing to said memory element using said refreshing operation means is performed by initially outputting the display data to said data line; and directly rewriting the voltage of said display data from said data line.

20

34. A method of driving an image display apparatus according to any one of claim 32 and claim 33, wherein the writing of the display data to said memory element is performed by rewriting part of said display data output
25 from said memory element to said data line, and then rewriting said display data from said data line.

35. A method of driving an image display apparatus, said image display apparatus comprising:

5 a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

10 an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

15 a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

20 each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor, and

25 a driving pulse for driving said display image selection means and a driving pulse for driving said refreshing operation means are the same driving pulse branched from a single input.

36. A method of driving an image display apparatus, said

2025 RELEASE UNDER E.O. 14176

according to any one of claim 35 and claim 37, wherein an amplitude of voltage driving said memory switch is larger than an amplitude of read-out pulse voltage applied to the drain or the source of said amplifier FET.